IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

UDAY SHAH
CHRIS E. BARNS
MARK L. DOCZY
JUSTIN K. BRASK
JACK KAVALIEROS
MATTHEW V. METZ
ROBERT S. CHAU

Serial No.: unknown

Filed: unknown

For: A REPLACEMENT GATE PROCESS FOR MAKING A

SEMICONDUCTOR DEVICE

THAT INCLUDES A

METAL GATE ELECTRODE

Art Unit: unknown

Examiner: unknown

Attorney Docket: P18612

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Sir:

This Information Disclosure Statement is being submitted under 37 C.F.R. \$1.97(b). Enclosed is a copy of Information Disclosure Citation Form PTO-1449 together with copies of the references cited on that form. It is respectfully requested that the cited references be considered and that the enclosed copy of Information Disclosure Citation Form PTO-1449 be initialed by the Examiner to indicate such consideration and a copy thereof returned to applicant(s).

Pursuant to 37 C.F.R. § 1.97, the submission of this Information Disclosure Statement is not to be construed as a representation that a search has been made

and is not to be construed as an admission that the information cited in this statement constitutes prior art or is otherwise material to patentability.

Respectfully submitted,

Dated: 3-24-2084

Mark V. Seeley

Reg. No. 32,299

Intel Corporation Mail Stop SC4-202 2200 Mission College Blvd. Santa Clara, CA 95052-8119 (408) 765-7382 Form PTO-1449 (Modified) Atty Docket No.: P18612 Serial No.: Unknown List of Patents and Publications Statement Applicant: Uday Shah et al. (Use several sheets if necessary) Filing Date: March 24, 2004 REFERENCE DESIGNATION **U.S. PATENT DOCUMENTS** Examiner Document No. Class Sub-Filing date Initials Class if appropriate 438 AΑ 6,063,698 Tseng et al. 585 AB 6,184,072 B1 438 Kaushik et al. 197 6,420,279 B1 AC Ono et al. 438 785 AD 6,475,874 B2 Xiang et al. 438 396 6,514,828 B2 Ahn et al. 438 AΕ 240 6,544,906 B2 Rotondaro et al. 438 AF 785 6,617,209 B1 AG Chau et al. 438 240 AΗ 6,617,210 B1 Chau et al. 438 240 6,620,713 B2 Arghavani et al. ΑI 438 585 AJ 6,689,675 B1 Parker et al. 438 585 6,696,327 B1 AK Brask et al. 438 197 AL 6,696,345 B2 Chau et al. 438 387 US2002/0197790 A1 AM Kizilyalli et al. 438 240 US2003/0032303 A1 AN Yu et al. 438 770 US2003/0045080 A1 AO Visokay et al. 438 591 **FOREIGN PATENT DOCUMENTS** Document No. Date Country Class Sub-Class Translation AP OTHER ART (Including Author, Title, Date, Pertinent Pages, etc.) Polishchuk et al., "Dual Workfunction CMOS Gate Technology Based on Metal Interdiffusion", AQ www.eesc.berkeley.edu, 1 page Doug Barlage et al., "High-Frequency Response of 100nm Integrated CMOS Transistors with AR High-K Gate Dielectrics", 2001 IEEE, 4 pages Lu et al., "Dual-Metal Gate Technology for Deep-Submicron CMOS Devices", dated April 29, AS 2003, 1 page Schwantes et al., "Performance Improvement of Metal Gate CMOS Technologies with Gigabit ΑT Feature Sizes", Technical University of Hanburg-Harburg, 5 pages Doczy et al., "Integrating N-type and P-type Metal Gate Transistors," Serial No. 10/327,293, ΑU Filed December 20, 2002 Brask et al., "A Method for Making a Semiconductor Device Having a Metal Gate Electrode," ΑV Serial No. 10/704,497, Filed November 6, 2003 Brask et al., "A Method for Etching a Thin Metal Layer", Serial No. 10/704,498, Filed November AW Brask et al., "A Method for Making a Semiconductor Device with a Metal Gate Electrode that is AX Formed on an Annealed High-K Gate Dielectric Layer", Serial No. 10/742,678, Filed 12/19/03 Brask et al., "A Method for Making a Semiconductor Device that Includes a Metal Gate ΑY Electrode", Serial No. 10/739,173, filed December 18, 2003 Brask et al., "A CMOS Device With Metal and Silicide Gate Electrodes and a Method for Making ΑZ It", Serial No. 10/748,559, filed December 29, 2003 Doczy et al., "A Method for Making a Semiconductor Device that Includes a Metal Gate Electrode", Serial No. 10/748,545, filed December 29, 2003 BA Examiner **Date Considered** EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Express Mail Label No.: EL 981471996 US